{"id":67352,"date":"2024-02-29T16:22:16","date_gmt":"2024-02-29T08:22:16","guid":{"rendered":"https:\/\/inventec2.mjitec.tw\/?page_id=67352"},"modified":"2024-07-23T15:01:36","modified_gmt":"2024-07-23T07:01:36","slug":"vectormesh","status":"publish","type":"page","link":"https:\/\/inventec2.mjitec.tw\/en\/vectormesh\/","title":{"rendered":"VectorMesh\u2122 NPU IP"},"content":{"rendered":"

[vc_row full_width=”stretch_row” content_placement=”middle” el_class=”md-full-col” css=”.vc_custom_1576918655317{padding-top: 0px !important;padding-bottom: 0px !important;background-color: #ffffff !important;}”][vc_column css=”.vc_custom_1577349469249{margin-bottom: 42px !important;padding-top: 0px !important;padding-bottom: 0px !important;}”]

\r\n
<\/div>\t\t\t\r\n\t\t\t<\/div>[vc_row_inner][vc_column_inner el_class=”mobc-pl15″ offset=”vc_col-lg-2\/5 vc_col-md-12″]\n
\n \t
\n \t\t\n\t High performance, low power consumption, and a flexible architecture<\/span>\n\t

\u300c VectorMesh\u2122 \u300d NPU IP <\/h2>\n\t <\/div><\/div>[\/vc_column_inner][vc_column_inner el_class=”left-border-style mobc-pl15″ css=”.vc_custom_1709519305571{margin-top: 0px !important;margin-bottom: 0px !important;border-left-width: 2px !important;padding-top: 0px !important;padding-bottom: 0px !important;padding-left: 50px !important;border-left-color: #e7dfde !important;border-left-style: solid !important;}” offset=”vc_col-lg-3\/5 vc_col-md-12″][vc_column_text css=”.vc_custom_1709545508351{margin-bottom: 0px !important;}”]Designed to revolutionize traditional processor architecture, our solution incorporates unique and innovative technologies that optimize the timing of data transfer and enhance resource utilization. This not only achieves a multi-fold increase in computational capabilities but also significantly reduces the gate count by four times compared to other equivalent products under identical processing and computational conditions.<\/p>\n

The architecture’s flexibility enables support for computations with different data precisions (8~16 bits) and allows for customized designs based on chip specifications, resulting in a substantial reduction of unnecessary additional resources.<\/p>\n

    \n
  • Efficiency Takes Precedence: The architecture is conceived from the outset with a primary focus on achieving exceptional PPA (Power\/Performance\/Area) metrics, prioritizing efficiency as the foremost consideration. This results in a NPU that combines high performance with low energy consumption.<\/li>\n
  • Tailor-Made Solutions: The flexible architecture features high compatibility and scalability, allowing for customized designs tailored to the specific requirements of the system.<\/li>\n<\/ul>\n

    [\/vc_column_text][\/vc_column_inner][\/vc_row_inner]

    \r\n
    <\/div>\t\t\t\r\n\t\t\t<\/div>[vc_row_inner content_placement=”middle” el_class=”md-full-col info_01″][vc_column_inner el_class=”info_img”][vc_single_image image=”68649″ img_size=”full” alignment=”center” css=”.vc_custom_1721718059705{margin-bottom: 0px !important;}”][\/vc_column_inner][\/vc_row_inner]
    \r\n
    <\/div>\t\t\t\r\n\t\t\t<\/div>[\/vc_column][\/vc_row][vc_row full_width=”stretch_row” css=”.vc_custom_1709275360757{background-image: url(https:\/\/inventec2.mjitec.tw\/wp-content\/uploads\/2024\/03\/\u5e95\u5716-1.jpg?id=67433) !important;background-position: center !important;background-repeat: no-repeat !important;background-size: cover !important;}” el_class=”dark”][vc_column]
    \r\n
    <\/div>\t\t\t\r\n\t\t\t<\/div>[vc_row_inner][vc_column_inner offset=”vc_col-lg-2\/5 vc_col-md-12″]\n
    \n \t
    \n \t\t\n\t Cost-Effective, Energy-Efficient<\/span>\n\t

    Solutions for Diverse, High-Performance AI Applications. <\/h2>\n\t <\/div><\/div>[\/vc_column_inner][vc_column_inner el_class=”left-border-style mobc-pl15″ css=”.vc_custom_1709519326108{margin-top: 0px !important;margin-bottom: 0px !important;border-left-width: 2px !important;padding-top: 0px !important;padding-bottom: 0px !important;padding-left: 50px !important;border-left-color: #e7dfde !important;border-left-style: solid !important;}” offset=”vc_col-lg-3\/5 vc_col-md-12″]\n
    \n \t
    \n \t\t\n\t \n\t

    <\/h2>\n\t <\/div>
    Meticulously developed in-house, our architecture is fully flexible and empowers AI computation with optimized costs and power consumption. Our solution supports a wide range of AI models, including MobileNet, SSD, YOLO, Wav2vec, TDNN, and more, making it highly applicable in various domains such as visual perception, image processing and enhancement, speech processing, and biometric identification. Positioned as the leading NPU IP for edge AI computing, our solution stands out as the industry’s premier choice.<\/p>\n
      \n
    • Customized Services: Leveraging 6 years of practical experience from the Inventec AI Center, we offer professional AI model design and training to meet diverse application scenarios.<\/li>\n
    • In the field of computer vision, we excel in object detection, face detection, face recognition, gesture recognition, pose estimation, video analysis, and video inference.<\/li>\n
    • In the field of image processing and enhancement, we specialize in image denoising, image rectification, semantic segmentation, image style transfer, and super resolution.<\/li>\n
    • In the realm of speech processing, our capabilities include speech detection, speech recognition, speech feature analysis, and speech command recognition.<\/li>\n
    • For biometric identification, we provide solutions for human body shape recognition, gait recognition, and more.<\/li>\n<\/ul>\n

      <\/div><\/div>[\/vc_column_inner][\/vc_row_inner]

      \r\n
      <\/div>\t\t\t\r\n\t\t\t<\/div>[vc_row_inner content_placement=”middle” el_class=”md-full-col info_01″][vc_column_inner el_class=”info_img” offset=”vc_hidden-xs”][vc_single_image image=”67624″ img_size=”full” alignment=”center” css=”.vc_custom_1710731179979{margin-bottom: 0px !important;}”][\/vc_column_inner][vc_column_inner offset=”vc_hidden-lg vc_hidden-md vc_hidden-sm”][vc_single_image image=”67400″ img_size=”full” alignment=”center” css=”.vc_custom_1709273150149{margin-bottom: 0px !important;}”][\/vc_column_inner][\/vc_row_inner]
      \r\n
      <\/div>\t\t\t\r\n\t\t\t<\/div>[\/vc_column][\/vc_row][vc_row full_width=”stretch_row” content_placement=”middle” el_class=”md-full-col” css=”.vc_custom_1709271151858{padding-top: 0px !important;padding-bottom: 0px !important;background-color: #ffffff !important;}”][vc_column css=”.vc_custom_1577349469249{margin-bottom: 42px !important;padding-top: 0px !important;padding-bottom: 0px !important;}”]
      \r\n
      <\/div>\t\t\t\r\n\t\t\t<\/div>[vc_row_inner][vc_column_inner offset=”vc_col-lg-2\/5 vc_col-md-12″]\n
      \n \t
      \n \t\t\n\t One-stop Service<\/span>\n\t

      Streamlining Verification Processes for Swift Market Deployment <\/h2>\n\t <\/div><\/div>[\/vc_column_inner][vc_column_inner el_class=”left-border-style mobc-pl15″ css=”.vc_custom_1709519340358{margin-top: 0px !important;margin-bottom: 0px !important;border-left-width: 2px !important;padding-top: 0px !important;padding-bottom: 0px !important;padding-left: 50px !important;border-left-color: #e7dfde !important;border-left-style: solid !important;}” offset=”vc_col-lg-3\/5 vc_col-md-12″][vc_column_text css=”.vc_custom_1709545710933{margin-bottom: 0px !important;}”]In the past, following the acquisition of NPU licensing, accessing AI model training and compilation services may have required additional time and manpower. In contrast, the VectorMesh\u2122 Embedded Neural Network Processor provides simultaneous access to a stable and efficient software development toolchain.<\/p>\n

      From the design and training of AI models to the compilation and integration of these models into SoC chips, our one-stop service facilitates comprehensive system integration. This not only reduces cross-validation time but also enhances cost-effectiveness, accelerating the mass production of AI chips to seize market opportunities.<\/p>\n

        \n
      • Prioritizing Efficiency: Strategically focused on efficiency, our one-stop IP integration service expedites system integration processes and effectively mitigates risks.<\/li>\n
      • Optimizing Resources: Conserve valuable human and time resources by entrusting tasks to the Inventec VectorMesh\u2122 development team \u2014 renowned for prompt customer support and specialized expertise.<\/li>\n<\/ul>\n

        [\/vc_column_text][\/vc_column_inner][\/vc_row_inner]

        \r\n
        <\/div>\t\t\t\r\n\t\t\t<\/div>[vc_row_inner content_placement=”middle” el_class=”md-full-col info_01″][vc_column_inner el_class=”info_img” offset=”vc_hidden-xs”][vc_single_image image=”68652″ img_size=”full” alignment=”center” css=”.vc_custom_1721718078832{margin-bottom: 0px !important;}”][\/vc_column_inner][vc_column_inner offset=”vc_hidden-lg vc_hidden-md vc_hidden-sm”][vc_single_image image=”67606″ img_size=”full” alignment=”center” css=”.vc_custom_1710300693346{margin-bottom: 0px !important;}”][\/vc_column_inner][\/vc_row_inner]
        \r\n
        <\/div>\t\t\t\r\n\t\t\t<\/div>[\/vc_column][\/vc_row][vc_row el_id=”form”][vc_column width=”1\/6″ el_class=”vc_col-sm-1″][\/vc_column][vc_column width=”2\/3″ el_class=”mj vc_col-sm-10″][vc_column_text css=”.vc_custom_1709523086032{margin-bottom: 20px !important;}” el_class=”title_h2″]<\/p>\n

        Support & Service Requests<\/h2>\n

        [\/vc_column_text]\t\t\t\n\t\t\t

        \t\t\t\t\n\t\t\t \t\n
        \n

        <\/p>

          <\/ul><\/div>\n
          \n
          \n<\/fieldset>\n
          \n\t
          \n\t\t
          \n\t\t\t
          \n\t\t\t\t

          <\/span>\n\t\t\t\t<\/p>\n\t\t\t<\/div>\n\t\t<\/div>\n\t\t

          \n\t\t\t
          \n\t\t\t\t

          <\/span>\n\t\t\t\t<\/p>\n\t\t\t<\/div>\n\t\t<\/div>\n\t<\/div>\n\t

          \n\t\t
          \n\t\t\t
          \n\t\t\t\t

          <\/span>\n\t\t\t\t<\/p>\n\t\t\t<\/div>\n\t\t<\/div>\n\t\t

          \n\t\t\t
          \n\t\t\t\t

          <\/span>\n\t\t\t\t<\/p>\n\t\t\t<\/div>\n\t\t<\/div>\n\t<\/div>\n\t

          \n\t\t
          \n\t\t\t
          \n\t\t\t\t

          <\/span>\n\t\t\t\t<\/p>\n\t\t\t<\/div>\n\t\t<\/div>\n\t\t

          \n\t\t\t
          \n\t\t\t\t